tests/alloc/upper32/upper32.s

// Code generated by command: go run asm.go -out upper32.s -stubs stub.go. DO NOT EDIT.

#include "textflag.h"

// func Upper32() uint64
TEXT ·Upper32(SB), NOSPLIT, $0-8
	// Initialize sum.
	XORQ AX, AX

	// Initialize registers.
	MOVQ $0x9e77d78aacb8cbcc, CX
	MOVQ $0x9e77d78aacb8cbcc, DX
	MOVQ $0x9e77d78aacb8cbcc, BX
	MOVQ $0x9e77d78aacb8cbcc, BP
	MOVQ $0x9e77d78aacb8cbcc, SI
	MOVQ $0x9e77d78aacb8cbcc, DI
	MOVQ $0x9e77d78aacb8cbcc, R8
	MOVQ $0x9e77d78aacb8cbcc, R9
	MOVQ $0x9e77d78aacb8cbcc, R10
	MOVQ $0x9e77d78aacb8cbcc, R11
	MOVQ $0x9e77d78aacb8cbcc, R12
	MOVQ $0x9e77d78aacb8cbcc, R13
	MOVQ $0x9e77d78aacb8cbcc, R14
	MOVQ $0x9e77d78aacb8cbcc, R15
	MOVQ $0x9e77d78aacb8cbcc, CX
	MOVQ $0x9e77d78aacb8cbcc, DX
	MOVQ $0x9e77d78aacb8cbcc, BX
	MOVQ $0x9e77d78aacb8cbcc, BP
	MOVQ $0x9e77d78aacb8cbcc, SI
	MOVQ $0x9e77d78aacb8cbcc, DI
	MOVQ $0x9e77d78aacb8cbcc, R8
	MOVQ $0x9e77d78aacb8cbcc, R9
	MOVQ $0x9e77d78aacb8cbcc, R10
	MOVQ $0x9e77d78aacb8cbcc, R11
	MOVQ $0x9e77d78aacb8cbcc, R12
	MOVQ $0x9e77d78aacb8cbcc, R13
	MOVQ $0x9e77d78aacb8cbcc, R14
	MOVQ $0x9e77d78aacb8cbcc, R15
	MOVQ $0x9e77d78aacb8cbcc, CX
	MOVQ $0x9e77d78aacb8cbcc, DX
	MOVQ $0x9e77d78aacb8cbcc, BX
	MOVQ $0x9e77d78aacb8cbcc, BP
	MOVQ $0x9e77d78aacb8cbcc, SI
	MOVQ $0x9e77d78aacb8cbcc, DI
	MOVQ $0x9e77d78aacb8cbcc, R8
	MOVQ $0x9e77d78aacb8cbcc, R9
	MOVQ $0x9e77d78aacb8cbcc, R10
	MOVQ $0x9e77d78aacb8cbcc, R11
	MOVQ $0x9e77d78aacb8cbcc, R12
	MOVQ $0x9e77d78aacb8cbcc, R13
	MOVQ $0x9e77d78aacb8cbcc, R14
	MOVQ $0x9e77d78aacb8cbcc, R15

	// Iteration 1.
	MOVL $0x00000001, CX
	MOVL $0x00000002, DX
	MOVL $0x00000003, BX
	MOVL $0x00000004, BP
	MOVL $0x00000005, SI
	MOVL $0x00000006, DI
	MOVL $0x00000007, R8
	MOVL $0x00000008, R9
	MOVL $0x00000009, R10
	MOVL $0x0000000a, R11
	MOVL $0x0000000b, R12
	MOVL $0x0000000c, R13
	MOVL $0x0000000d, R14
	MOVL $0x0000000e, R15
	ADDQ CX, AX
	ADDQ DX, AX
	ADDQ BX, AX
	ADDQ BP, AX
	ADDQ SI, AX
	ADDQ DI, AX
	ADDQ R8, AX
	ADDQ R9, AX
	ADDQ R10, AX
	ADDQ R11, AX
	ADDQ R12, AX
	ADDQ R13, AX
	ADDQ R14, AX
	ADDQ R15, AX

	// Iteration 2.
	MOVL $0x0000000f, CX
	MOVL $0x00000010, DX
	MOVL $0x00000011, BX
	MOVL $0x00000012, BP
	MOVL $0x00000013, SI
	MOVL $0x00000014, DI
	MOVL $0x00000015, R8
	MOVL $0x00000016, R9
	MOVL $0x00000017, R10
	MOVL $0x00000018, R11
	MOVL $0x00000019, R12
	MOVL $0x0000001a, R13
	MOVL $0x0000001b, R14
	MOVL $0x0000001c, R15
	ADDQ CX, AX
	ADDQ DX, AX
	ADDQ BX, AX
	ADDQ BP, AX
	ADDQ SI, AX
	ADDQ DI, AX
	ADDQ R8, AX
	ADDQ R9, AX
	ADDQ R10, AX
	ADDQ R11, AX
	ADDQ R12, AX
	ADDQ R13, AX
	ADDQ R14, AX
	ADDQ R15, AX

	// Iteration 3.
	MOVL $0x0000001d, CX
	MOVL $0x0000001e, DX
	MOVL $0x0000001f, BX
	MOVL $0x00000020, BP
	MOVL $0x00000021, SI
	MOVL $0x00000022, DI
	MOVL $0x00000023, R8
	MOVL $0x00000024, R9
	MOVL $0x00000025, R10
	MOVL $0x00000026, R11
	MOVL $0x00000027, R12
	MOVL $0x00000028, R13
	MOVL $0x00000029, R14
	MOVL $0x0000002a, R15
	ADDQ CX, AX
	ADDQ DX, AX
	ADDQ BX, AX
	ADDQ BP, AX
	ADDQ SI, AX
	ADDQ DI, AX
	ADDQ R8, AX
	ADDQ R9, AX
	ADDQ R10, AX
	ADDQ R11, AX
	ADDQ R12, AX
	ADDQ R13, AX
	ADDQ R14, AX
	ADDQ R15, AX

	// Store result and return.
	MOVQ AX, ret+0(FP)
	RET
reg,pass: refactor allocation of aliased registers (#121) Issue #100 demonstrated that register allocation for aliased registers is fundamentally broken. The root of the issue is that currently accesses to the same virtual register with different masks are treated as different registers. This PR takes a different approach: * Liveness analysis is masked: we now properly consider which parts of a register are live * Register allocation produces a mapping from virtual to physical ID, and aliasing is applied later In addition, a new pass ZeroExtend32BitOutputs accounts for the fact that 32-bit writes in 64-bit mode should actually be treated as 64-bit writes (the result is zero-extended). Closes #100 2020-01-22 22:50:40 -08:00			`// Code generated by command: go run asm.go -out upper32.s -stubs stub.go. DO NOT EDIT.`

			`#include "textflag.h"`

			`// func Upper32() uint64`
			`TEXT ·Upper32(SB), NOSPLIT, $0-8`
			`// Initialize sum.`
			`XORQ AX, AX`

			`// Initialize registers.`
			`MOVQ $0x9e77d78aacb8cbcc, CX`
			`MOVQ $0x9e77d78aacb8cbcc, DX`
			`MOVQ $0x9e77d78aacb8cbcc, BX`
			`MOVQ $0x9e77d78aacb8cbcc, BP`
			`MOVQ $0x9e77d78aacb8cbcc, SI`
			`MOVQ $0x9e77d78aacb8cbcc, DI`
			`MOVQ $0x9e77d78aacb8cbcc, R8`
			`MOVQ $0x9e77d78aacb8cbcc, R9`
			`MOVQ $0x9e77d78aacb8cbcc, R10`
			`MOVQ $0x9e77d78aacb8cbcc, R11`
			`MOVQ $0x9e77d78aacb8cbcc, R12`
			`MOVQ $0x9e77d78aacb8cbcc, R13`
			`MOVQ $0x9e77d78aacb8cbcc, R14`
			`MOVQ $0x9e77d78aacb8cbcc, R15`
			`MOVQ $0x9e77d78aacb8cbcc, CX`
			`MOVQ $0x9e77d78aacb8cbcc, DX`
			`MOVQ $0x9e77d78aacb8cbcc, BX`
			`MOVQ $0x9e77d78aacb8cbcc, BP`
			`MOVQ $0x9e77d78aacb8cbcc, SI`
			`MOVQ $0x9e77d78aacb8cbcc, DI`
			`MOVQ $0x9e77d78aacb8cbcc, R8`
			`MOVQ $0x9e77d78aacb8cbcc, R9`
			`MOVQ $0x9e77d78aacb8cbcc, R10`
			`MOVQ $0x9e77d78aacb8cbcc, R11`
			`MOVQ $0x9e77d78aacb8cbcc, R12`
			`MOVQ $0x9e77d78aacb8cbcc, R13`
			`MOVQ $0x9e77d78aacb8cbcc, R14`
			`MOVQ $0x9e77d78aacb8cbcc, R15`
			`MOVQ $0x9e77d78aacb8cbcc, CX`
			`MOVQ $0x9e77d78aacb8cbcc, DX`
			`MOVQ $0x9e77d78aacb8cbcc, BX`
			`MOVQ $0x9e77d78aacb8cbcc, BP`
			`MOVQ $0x9e77d78aacb8cbcc, SI`
			`MOVQ $0x9e77d78aacb8cbcc, DI`
			`MOVQ $0x9e77d78aacb8cbcc, R8`
			`MOVQ $0x9e77d78aacb8cbcc, R9`
			`MOVQ $0x9e77d78aacb8cbcc, R10`
			`MOVQ $0x9e77d78aacb8cbcc, R11`
			`MOVQ $0x9e77d78aacb8cbcc, R12`
			`MOVQ $0x9e77d78aacb8cbcc, R13`
			`MOVQ $0x9e77d78aacb8cbcc, R14`
			`MOVQ $0x9e77d78aacb8cbcc, R15`

			`// Iteration 1.`
			`MOVL $0x00000001, CX`
			`MOVL $0x00000002, DX`
			`MOVL $0x00000003, BX`
			`MOVL $0x00000004, BP`
			`MOVL $0x00000005, SI`
			`MOVL $0x00000006, DI`
			`MOVL $0x00000007, R8`
			`MOVL $0x00000008, R9`
			`MOVL $0x00000009, R10`
			`MOVL $0x0000000a, R11`
			`MOVL $0x0000000b, R12`
			`MOVL $0x0000000c, R13`
			`MOVL $0x0000000d, R14`
			`MOVL $0x0000000e, R15`
			`ADDQ CX, AX`
			`ADDQ DX, AX`
			`ADDQ BX, AX`
			`ADDQ BP, AX`
			`ADDQ SI, AX`
			`ADDQ DI, AX`
			`ADDQ R8, AX`
			`ADDQ R9, AX`
			`ADDQ R10, AX`
			`ADDQ R11, AX`
			`ADDQ R12, AX`
			`ADDQ R13, AX`
			`ADDQ R14, AX`
			`ADDQ R15, AX`

			`// Iteration 2.`
			`MOVL $0x0000000f, CX`
			`MOVL $0x00000010, DX`
			`MOVL $0x00000011, BX`
			`MOVL $0x00000012, BP`
			`MOVL $0x00000013, SI`
			`MOVL $0x00000014, DI`
			`MOVL $0x00000015, R8`
			`MOVL $0x00000016, R9`
			`MOVL $0x00000017, R10`
			`MOVL $0x00000018, R11`
			`MOVL $0x00000019, R12`
			`MOVL $0x0000001a, R13`
			`MOVL $0x0000001b, R14`
			`MOVL $0x0000001c, R15`
			`ADDQ CX, AX`
			`ADDQ DX, AX`
			`ADDQ BX, AX`
			`ADDQ BP, AX`
			`ADDQ SI, AX`
			`ADDQ DI, AX`
			`ADDQ R8, AX`
			`ADDQ R9, AX`
			`ADDQ R10, AX`
			`ADDQ R11, AX`
			`ADDQ R12, AX`
			`ADDQ R13, AX`
			`ADDQ R14, AX`
			`ADDQ R15, AX`

			`// Iteration 3.`
			`MOVL $0x0000001d, CX`
			`MOVL $0x0000001e, DX`
			`MOVL $0x0000001f, BX`
			`MOVL $0x00000020, BP`
			`MOVL $0x00000021, SI`
			`MOVL $0x00000022, DI`
			`MOVL $0x00000023, R8`
			`MOVL $0x00000024, R9`
			`MOVL $0x00000025, R10`
			`MOVL $0x00000026, R11`
			`MOVL $0x00000027, R12`
			`MOVL $0x00000028, R13`
			`MOVL $0x00000029, R14`
			`MOVL $0x0000002a, R15`
			`ADDQ CX, AX`
			`ADDQ DX, AX`
			`ADDQ BX, AX`
			`ADDQ BP, AX`
			`ADDQ SI, AX`
			`ADDQ DI, AX`
			`ADDQ R8, AX`
			`ADDQ R9, AX`
			`ADDQ R10, AX`
			`ADDQ R11, AX`
			`ADDQ R12, AX`
			`ADDQ R13, AX`
			`ADDQ R14, AX`
			`ADDQ R15, AX`

			`// Store result and return.`
			`MOVQ AX, ret+0(FP)`
			`RET`