Michael McLoughlin
|
abd300c0e9
|
operand: const types
|
2018-12-26 16:42:39 -08:00 |
|
Michael McLoughlin
|
f464082484
|
examples/sha1: single block
|
2018-12-21 00:30:59 -08:00 |
|
Michael McLoughlin
|
2189d38d1e
|
examples: add sum example (its not pretty)
|
2018-12-11 23:02:50 -08:00 |
|
Michael McLoughlin
|
bbbf6399a1
|
gotypes: saving progress (temporarily broken tests)
|
2018-12-07 18:37:42 -08:00 |
|
Michael McLoughlin
|
676ec39c51
|
add Symbol type to operand
|
2018-12-06 17:26:33 -08:00 |
|
Michael McLoughlin
|
022cbb7792
|
pass: first attempt at register allocation
|
2018-12-05 00:05:57 -08:00 |
|
Michael McLoughlin
|
7d4e18f4f4
|
ast: {Input,Output}Registers()
|
2018-12-02 22:29:30 -08:00 |
|
Michael McLoughlin
|
59548ee9f6
|
rename some register types
|
2018-12-02 21:35:33 -08:00 |
|
Michael McLoughlin
|
43575d8b61
|
start at some basic passes
|
2018-12-02 13:51:03 -08:00 |
|
Michael McLoughlin
|
4395adacc8
|
x86: rel types and generated tests
|
2018-11-27 22:08:11 -08:00 |
|
Michael McLoughlin
|
3050882621
|
start to implement operand types and checks
|
2018-11-26 22:14:36 -08:00 |
|