f40d602170
Issue #100 demonstrated that register allocation for aliased registers is fundamentally broken. The root of the issue is that currently accesses to the same virtual register with different masks are treated as different registers. This PR takes a different approach: * Liveness analysis is masked: we now properly consider which parts of a register are live * Register allocation produces a mapping from virtual to physical ID, and aliasing is applied later In addition, a new pass ZeroExtend32BitOutputs accounts for the fact that 32-bit writes in 64-bit mode should actually be treated as 64-bit writes (the result is zero-extended). Closes #100
7 lines
182 B
Go
7 lines
182 B
Go
// Code generated by command: go run asm.go -out masks.s -stubs stub.go. DO NOT EDIT.
|
|
|
|
package masks
|
|
|
|
// Masks computes the sum 1+2+...+15 in two ways.
|
|
func Masks() (uint16, uint64)
|